Company
Solutions
Developers
EN
EN
EnglishChinese
Ampere Computing Logo
Ampere Computing Logo
Solutions
Solutions Home
Systems
Solutions
Performance Overview
Reference Architecture Overview
Tuning Guides for Cloud Native Processing
Tutorials
Workload Briefs Overview
Where to Try
Ampere Systems
Ampere Altra
Azure
Equinix
Google Cloud
Hewlett Packard Enterprise
Oracle
Tencent Cloud
Ampere AIDownloadsHow It WorksFAQs
Developers
Developer CenterDesigning Cloud ApplicationsBuilding Cloud ApplicationsDeploying Cloud ApplicationsUsing Your DataWorking with Open SourceAmpere Ready SoftwareCommunity Forum
Support
Contact Our Sales TeamContact Our Product Support Team
Note:
  • Windicates that the document is watermarked.
  • PPindicates that the document is password protected.
Go to All Products

Ampere Altra family Board Development Collateral

TitleRevisionDateTypeSize
Engineering Spec
Altra Platform Hardware Design Specification1.1201/10/2023pdf4328.89 kB
Pin Delay File
Altra Max DDR Pin Delay0.501/11/2021xlsx50.27 kB
Altra Max SerDes Pin Delay0.501/11/2021xlsx23.80 kB
Schematics and Layout Review Checklist
Ampere Schematics and Layout Review Requirements Document1.1012/12/2022pdf229.90 kB
Title:Altra Platform Hardware Design Specification
Type:Engineering Spec
Revision:1.12
Date :01/10/2023
File :pdf
Size :4328.89 kB
Title:Altra Max DDR Pin Delay
Type:Pin Delay File
Revision:0.5
Date :01/11/2021
File :xlsx
Size :50.27 kB
Title:Altra Max SerDes Pin Delay
Type:Pin Delay File
Revision:0.5
Date :01/11/2021
File :xlsx
Size :23.80 kB
Title:Ampere Schematics and Layout Review Requirements Document
Type:Schematics and Layout Review Checklist
Revision:1.10
Date :12/12/2022
File :pdf
Size :229.90 kB

Ampere Computing

4655 Great America Parkway

Suite 601 Santa Clara, CA 95054

Tel: +1-669-770-3700

info[at]amperecomputing.com

About
image
image
image
image
© 2023 Ampere Computing LLC. All rights reserved. Ampere, Altra and the A and Ampere logos are registered trademarks or trademarks of Ampere Computing.